# GPUscout

Locating Data Movement-related Bottlenecks on (for now NVidia) GPUs

# <u>Stepan Vanecek</u>

stepan.vanecek@tum.de

**Research Group Martin Schulz** Chair of Computer Architecture and Parallel Systems **Technical University of Munich** 

Scalable Tools Workshop, 12th August 2024

1 111

Tun Uhrenturm





# **GPUscout**

#### A tool for identifying data movement-related bottlenecks in GPU kernels

- Only data movements within a GPU
- Only NVidia GPUs for now

#### Main objectives

- Discovers and identifies the problematic behaviour •
- Provides information about the severity and offers metrics to verify improvements
- Points the user directly to detected instruction and line of source code





### What GPUscout builds on? ...on NVidia GPUs.

1.SASS (and PTX)

- Assmeblies in CUDA
- 2.CUPTI
  - Provides data for profiling and tracing tools
  - GPUscout uses the **PC Sampling API** of CUPTI (Warp stalls)
    - Provides: stall reasons, source code line
- 3.Nsight Compute CLI (**ncu**)
  - Kernel-wide performance counters





### Architecture of GPUscout







#### Architecture of GPUscout



GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24





### Architecture of GPUscout





### **Bottlenecks Analysis**

- SASS analysis at heart of GPUscout
  - Searching for specific code patterns
- Warp stalls for identified code line •
- Kernel-wide **metrics** provide overview of data movements •
- Additional metrics displayed for specific bottlenecks

#### Analyses

- **1.** Vectorized Loads
- 2. Register Spilling
- 3. Shared Memory
- 4. Shared Atomics
- 5. Read-only Cache
- 6. Texture Memory
- 7. Datatype Conversions
- ...we want to add more!







Kernel-wide metrics





GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24





- Benchmarking suite for mixed operational intensity kernels
- CUDA implementation mixbench-cuda
- Executes MAD operations
- <u>GPUscout analysis:</u>
  - 1. Use Shared Memory
  - 2. Use Vectorized Loads





- Benchmarking suite for mixed operational intensity kernels
- CUDA implementation mixbench-cuda
- Executes MAD operations

<u>GPUscout analysis:</u>

1. Use Shared Memory

2. Use Vectorized Loads





2. Use Vectorized Loads

GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24







2. Use Vectorized Loads

**for**(**int** j=0; j < granularity; j++)  $tmps[j] = g_data[...];$ • • • **for(int** i=0; i < compute\_iterations; i++) tmps[j] = mad(tmps[j], tmps[j], seed);



• • •

for (int j=0; j < granularity / 4; j++) **reinterpret\_cast** < float4 \* >(tmps)[j] = **reinterpret\_cast** < float4 \* >(g\_data) [...];

**for(int** i=0; i < compute\_iterations; i++) **reinterpret\_cast** < float4 \* >(tmps)[j] = mad(reinterpret\_cast < float4 \* >(tmps)[j], **reinterpret\_cast** < float4 \* >(tmps)[j], seed);



2. Use Vectorized Loads

Warp stalls:

+ Long scoreboard ↓ 62% (originally 70%)

Metric Analysis:

– SM Occupancy ↓ 83% (originally 92%)

#### ➡ Speedup of 3.77x







GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24







- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- <u>GPUscout analysis:</u>
  - 1. Use Texture Memory (or Use Shared memory)
  - 2. Use Vectorized Loads
  - 3. Using \_\_restrict\_\_ keyword
  - 4. Minimizing Datatype Conversions







- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- GPUscout analysis:  $\bullet$ 
  - 1. Use Texture Memory (or Use Shared memory)
  - 2. Use Vectorized Loads
  - 3. Using \_\_restrict\_\_ keyword
  - Minimizing Datatype Conversions 4.







1. Use Texture Memory

== texture memory analysis for kernel: 2D-stencil-naive == WARNING :: Use texture memory for register number (written-to): R4 at line  $\rightarrow$  number 6 of your code. The data is read from register number: R4 No spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (66.6667 %), stalled\_selected (33.3333 %)

 $\hookrightarrow$  textures  $\leftrightarrow$  request) 0 bytes

```
WARNING :: Use texture memory for register number (written-to): R28 at line
\rightarrow number 6 of your code. The data is read from register number: R2
Spatial locality found for the register data
Stalls are detected with % of occurence for the SASS instruction
stalled_wait (14.2857 %), stalled_lg_throttle (85.7143 %)
```

INFO :: Check data flow in texture memory, if you modify your code to use

```
Kernel ---- request load data ----> Texture Memory 0 instructions
Texture memory ---- request load data ----> L1 cache 0 bytes
L1 Cache miss % (due to texture memory load request) 100
L1 cache ---- request load data ----> L2 cache (due to texture memory load
L2 Cache miss % (due to L1 load data request) 23.89
L2 cache ---- request load data ----> DRAM 0 bytes
If using texture memory, check Tex Throttle: 0 %
If using texture memory, check Long Scoreboard: 37.79 %
```



#### SASS Analysis

== texture memory analysis for kernel: 2D-stencil-naive == WARNING :: Use texture memory for register number (written-to): R4 at line  $\rightarrow$  number 6 of your code. The data is read from register number: R4 No spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (66.6667 %), stalled\_selected (33.3333 %)

 $\hookrightarrow$  textures  $\leftrightarrow$  request) 0 bytes

```
WARNING :: Use texture memory for register number (written-to): R28 at line
\rightarrow number 6 of your code. The data is read from register number: R2
Spatial locality found for the register data
Stalls are detected with % of occurence for the SASS instruction
stalled_wait (14.2857 %), stalled_lg_throttle (85.7143 %)
```

INFO :: Check data flow in texture memory, if you modify your code to use

```
Kernel ---- request load data ----> Texture Memory 0 instructions
Texture memory ---- request load data ----> L1 cache 0 bytes
L1 Cache miss % (due to texture memory load request) 100
L1 cache ---- request load data ----> L2 cache (due to texture memory load
L2 Cache miss % (due to L1 load data request) 23.89
L2 cache ---- request load data ----> DRAM 0 bytes
If using texture memory, check Tex Throttle: 0 %
If using texture memory, check Long Scoreboard: 37.79 %
```



#### SASS Analysis

Warp stalls

== texture memory analysis for kernel: 2D-stencil-naive == WARNING :: Use texture memory for register number (written-to): R4 at line  $\rightarrow$  number 6 of your code. The data is read from register number: R4 No spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (66.6667 %), stalled\_selected (33.3333 %)

 $\hookrightarrow$  textures  $\leftrightarrow$  request) 0 bytes

```
WARNING :: Use texture memory for register number (written-to): R28 at line
\rightarrow number 6 of your code. The data is read from register number: R2
Spatial locality found for the register data
Stalls are detected with % of occurence for the SASS instruction
stalled_wait (14.2857 %), stalled_lg_throttle (85.7143 %)
```

INFO :: Check data flow in texture memory, if you modify your code to use

```
Kernel ---- request load data ----> Texture Memory 0 instructions
Texture memory ---- request load data ----> L1 cache 0 bytes
L1 Cache miss % (due to texture memory load request) 100
L1 cache ---- request load data ----> L2 cache (due to texture memory load
L2 Cache miss % (due to L1 load data request) 23.89
L2 cache ---- request load data ----> DRAM 0 bytes
If using texture memory, check Tex Throttle: 0 %
If using texture memory, check Long Scoreboard: 37.79 %
```



#### SASS Analysis

== texture memory analysis for kernel: 2D-stencil-naive == WARNING :: Use texture memory for register number (written-to): R4 at line  $\rightarrow$  number 6 of your code. The data is read from register number: R4 No spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (66.6667 %), stalled\_selected (33.3333 %)

INF	07	::	Ch
$\hookrightarrow$	te	xtı	ures
Kernel			
Tex	tur	e I	nemo
L1	Cacl	ne	mis
L1	cacl	ne	
$\hookrightarrow$	ree	que	est)
L2	Cacl	ne	mis
L2	cacl	ne	
If	usi	ng	tex
If	usi	ng	tex

#### Warp stalls

#### Kernel Metrics

```
WARNING :: Use texture memory for register number (written-to): R28 at line
\rightarrow number 6 of your code. The data is read from register number: R2
Spatial locality found for the register data
Stalls are detected with % of occurence for the SASS instruction
stalled_wait (14.2857 %), stalled_lg_throttle (85.7143 %)
```

leck data flow in texture memory, if you modify your code to use

```
request load data ----> Texture Memory 0 instructions
ry ---- request load data ----> L1 cache 0 bytes
s % (due to texture memory load request) 100
- request load data ----> L2 cache (due to texture memory load
0 bytes
s % (due to L1 load data request) 23.89
- request load data ---> DRAM 0 bytes
ture memory, check Tex Throttle: 0 %
ture memory, check Long Scoreboard: 37.79 %
```



== texture memory analysis for kernel: 2D-stencil-naive == No spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (66.6667 %), stalled\_selected (33.3333 %)

WARNING :: Use texture memory for register number (written-to): R28 at line  $\rightarrow$  number 6 of your code. The data is read from register number: R2 Spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (14.2857 %), stalled\_lg\_throttle (85.7143 %)

```
WARNING :: Use texture memory for register number (written-to): R4 at line
\rightarrow number 6 of your code. The data is read from register number: R4
```



== texture memory analysis for kernel: 2D-stencil-naive ==  $\rightarrow$  number 6 of your code. The data is read from register number: R4 No spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (66.6667 %), stalled\_selected (33.3333 %)

Spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (14.2857 %), stalled\_lg\_throttle (85.7143 %)

```
WARNING :: Use texture memory for register number (written-to): R4 at line
WARNING :: Use texture memory for register number (written-to): R28 at line
\rightarrow number 6 of your code. The data is read from register number: R2
```



== texture memory analysis for kernel: 2D-stencil-naive ==  $\rightarrow$  number 6 of your code. The data is read from register number: R4 No spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (66.6667 %), stalled\_selected (33.3333 %)

 $\rightarrow$  number 6 of your code. The data is read from register number: R2 Spatial locality found for the register data Stalls are detected with % of occurence for the SASS instruction stalled\_wait (14.2857 %), stalled\_lg\_throttle (85.7143 %)

stalled\_lg\_throttle: Warp stalled waiting for the L1 instruction queue stalled\_wait: Warp stalled waiting for a execution dependency of a fixed-latency instruction. Caused mostly for local and global (LG) memory operations. Caused mostly because because of an already highly optimized kernel. of executing local or global memory instructions too frequently.

```
WARNING :: Use texture memory for register number (written-to): R4 at line
```

```
WARNING :: Use texture memory for register number (written-to): R28 at line
```





 $\rightarrow$  textures Kernel ---- request load data ---> Texture Memory 0 instructions Texture memory ---- request load data ----> L1 cache 0 bytes L1 Cache miss % (due to texture memory load request) 100  $\rightarrow$  request) 0 bytes L2 Cache miss % (due to L1 load data request) 23.89 L2 cache ---- request load data ----> DRAM 0 bytes If using texture memory, check Tex Throttle: 0 % If using texture memory, check Long Scoreboard: 37.79 %

```
INFO :: Check data flow in texture memory, if you modify your code to use
```

```
L1 cache ---- request load data ---> L2 cache (due to texture memory load
```



INFO :: Check data flow in texture memory, if you modify your code to use  $\rightarrow$  textures Kernel ---- request load data ---> Texture Memory 0 instructions Texture memory ---- request load data ----> L1 cache 0 bytes L1 Cache miss % (due to texture memory load request) 100  $\rightarrow$  request) 0 bytes L2 Cache miss % (due to L1 load data request) 23.89 L2 cache ---- request load data ----> DRAM 0 bytes If using texture memory, check Tex Throttle: 0 % If using texture memory, check Long Scoreboard: 37.79 %

```
L1 cache ---- request load data ---> L2 cache (due to texture memory load
```



- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- <u>GPUscout analysis:</u> 1. Use Texture Memory





- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- GPUscout analysis:  $\bullet$

1. Use Texture Memory

- TEX throttle **† 25%** (originally 0%)
- + Long Scoreboard **J 27%** (originally 38%)
- + Throughput **† 61%**

#### Performance improvement of 39.2%





- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- <u>GPUscout analysis:</u>



GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24





- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- <u>GPUscout analysis:</u>



Performance improvement of only 0.3%





- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- <u>GPUscout analysis:</u>

#### 4. Minimizing Datatype Conversions





- Jacobi iterative solver for 2D
- $T_{NEW} = T_{OLD} + k * (T_{TOP} + T_{BOTTOM} + T_{LEFT} + T_{RIGHT} 4 * T_{OLD})$
- <u>GPUscout analysis:</u>

#### 4. Minimizing Datatype Conversions

Impossible to avoid

GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24





GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24





• Interactive visual front-end (work just started)



Kernel-wide metrics



• Interactive visual front-end (work just started)







- Interactive visual front-end (work just started)
- Add GPU memory topology information
  - We have data available through the sys-sage library
- Extend to AMD GPUs (work just started)
  - Is the SW and HW support on AMD side sufficient?
- Add more analyses/bottlenecks
  - Coalescing, ???
- Smaller tweaks: ullet
  - Option to analyze only a specific kernel, specific bottlenecks





# **GPUscout**

- A tool that focuses on detecting memory-based bottlenecks on NVidia GPU kernels
- Combines static code analysis, sampling PC Stalls, and providing kernel-wide metrics  $\bullet$
- Attributes the observed pattern directly to the related source code line  $\bullet$
- GPUscout recommendations bring a speedup of 3.77x and 1.64x on presented kernels ullet

**Try out GPUscout and get in touch with us!** https://github.com/caps-tum/GPUscout spack install gpuscout stepan.vanecek@tum.de

GPUscout; Stepan Vanecek; Scalable Tools Workshop 2024, 12th Aug '24







