
## Exploiting Modern Hardware Features via Lightweight Profiling

## Probir Roy

Scalable Tools Workshop'19




CHARTERED 1693



**IBM POWER 9 CPU** 







**IBM POWER 9 CPU** 








Amazon CloudFront

Exploiting Modern Hardware Features via Lightweight Profiling




**IBM POWER 9 CPU** 












Amazon CloudFront





**IBM POWER 9 CPU** 








**Amazon CloudFront** 













Exploiting Modern Hardware Features via Lightweight Profiling



## Common Goal: Performance

# Variable characteristics of hardware and software is a challenge



Exploiting Modern Hardware Features via Lightweight Profiling

UIA TensorFlow

ΡΙ

## Common Goal: Performance

# Variable characteristics of hardware and software is a challenge

## Deep insights

PI

#### Peak FLOPS per socket increasing at 50%-60% per year

#### Peak FLOPS per socket increasing at 50%-60% per year


#### Memory bandwidth increasing at ~23% per year


#### Peak FLOPS per socket increasing at 50%-60% per year


#### Memory bandwidth increasing at ~23% per year


#### Memory latency increasing at ~4% per year









































### Research statement


Simulation methods Deep (PinTool, GPGPUSim, insight GEMS) Shallow Measurement methods (Perf, Oprofile, PAPI) insight Low overhead High overhead


Exploiting Modern Hardware Features via Lightweight Profiling




























#### Outline

- Lightweight profiling
- SMT-aware optimization
- Detection of cache conflicts
- Guiding data-structure layout transformation

- Hardware profiling
- Event based sampling
  - Intel (Precise event based sampling PEBS)
  - AMD (Instruction based sampling IBS)
  - IBM (Marked event sampling MRK)



- Hardware profiling
- Event based sampling
  - Intel (Precise event based sampling PEBS)
  - AMD (Instruction based sampling IBS)
  - IBM (Marked event sampling MRK)




#### Application



- Hardware profiling
- Event based sampling
  - Intel (Precise event based sampling PEBS)
  - AMD (Instruction based sampling IBS)
  - IBM (Marked event sampling MRK)


#### Application



• Hardware profiling

Sample

- Event based sampling
  - Intel (Precise event based sampling PEBS)
  - AMD (Instruction based sampling IBS)
  - IBM (Marked event sampling MRK)



Application

Sample

• Hardware profiling

Sample


Reference Type

Data Address

Instruction

Pointer

- Event based sampling
  - Intel (Precise event based sampling PEBS)
  - AMD (Instruction based sampling IBS)
  - IBM (Marked event sampling MRK)



#### Exploiting Modern Hardware Features via Lightweight Profiling

Application

Sample

{L1 miss, L2 hit etc.}

#### Outline

✓ Lightweight profiling

✓ *SMT-aware optimization* 

- Detection of cache conflicts
- Guiding data-structure layout transformation

## SMT-Aware Instantaneous Footprint Optimization

#### [HPDC - 2016]

Probir Roy, Shuaiwen Leon Song, Xu Liu






CHARTERED 1693



#### SMT (Simultaneous Multi-Threading)




Exploiting Modern Hardware Features via Lightweight Profiling


#### SMT scalability

#### Shared memory SPMD application

#### Lower is better



#### SMT architecture: shared cache




LLC Cache

Exploiting Modern Hardware Features via Lightweight Profiling

#### SMT: Memory scalability

#### Lower is better



SMT scaling factor (F) = access Latency of SMT/ access Latency of non-SMT

Exploiting Modern Hardware Features via Lightweight Profiling

#### Characterization based on sensitivity

#### L = Memory Access Latency; F = scaling factor

(L,F)	Benchmarks	Characterization
(high, high)	srad, streamcluster1, Lulesh2.0, IRSmk, LU, 3D tensor, Stencil, streamcluster2, hotspot, Clomp	potentially sensitive to mem-centric SMT optimizations
(high, low)	lud, needle, bfs, nn, bp, canneal, Ferret	not clear if they can further benefit from SMT optimizations
(low, high)	leucocite, heartwall, pathfinder, myocyte	little benefit from mem-centric SMT optimization
(low, low)	b+tree, cfd, kmeans, lavaMD, particle filter, hotspot3D, blackscholes, bodytrack, facesim, Swaptions	good memory performance with SMT enabled


#### Characterization based on sensitivity


#### L = Memory Access Latency; F = scaling factor


(L <i>,</i> F)	Benchmarks	Characterization
(high, high)	srad, streamcluster1, Lulesh2.0, IRSmk, LU, 3D tensor, Stencil, streamcluster2, hotspot, Clomp	potentially sensitive to mem-centric SMT optimizations
(high, low)	lud, needle, bfs, nn, bp, canneal, <u>Ferre</u> t	not clear if they can further benefit from SMT optimizations
(low, high)	leucocite, heartwall, pathfinder, myocyte	little benefit from mem-centric SMT optimization
(low, low)	b+tree, cfd, kmeans, lavaMD, particle filter, hotspot3D, blackscholes, bodytrack, facesim, Swaptions	good memory performance with SMT enabled


#### Source of memory contention


Little/no locality



















#### SMT locality (Stencil code)


#### SMT locality (Stencil code)

Thread 1

Thread 2








Thread 1

Thread 2




Thread 1

Thread 2

## SMT-Analyzer: Analyzing memory access pattern






Exploiting Modern Hardware Features via Lightweight Profiling


# SMT-Analyzer: Analyzing memory access pattern






#### SMT-Analyzer: Analyzing memory access pattern

Memory range



#### SMT-Analyzer: Analyzing memory access pattern

Memory range



Benchmarks	bottleneck region	% of total latency	overhead	OPT method	Speedups
lulesh2.0	lulesh.cc: 604-609	3.6%	+3.1%	inter-thread	1.43×
IRSmk	rmatmult3.c: 86-103	78.6%	+3.2%	intra-thread	4.86×
needle	needle.cpp:185-187	20%	+2.99%	inter-thread	2.37×
srad	srad.cpp:136-167	80.1%	+2.47%	intra-thread	1.74×
LU	rhs.f:318-328	8.4%	+10.6%	inter-thread	1.36×
Stencil	stencil.c:16-21	95.7%	+1.55%	inter-thread	10.9×
3D tensor	mt.c: 22-22	69.4%	+2.4%	inter-thread	1.44×
streamcluster2	streamcluster.cpp:653	14.1%	+15.2%	inter-thread	6.72×

bottleneck region	% of total latency	overhead	OPT method	Speedups
lulesh.cc: 604-609	3.6%	+3.1%	inter-thread	1.43×
rmatmult3.c: 86-103	78.6%	+3.2%	intra-thread	4.86×
needle.cpp:185-187	20%	+2.99%	inter-thread	2.37×
srad.cpp:136-167	80.1%	+2.47%	intra-thread	1.74×
rhs.f:318-328	8.4%	+10.6%	inter-thread	1.36×
stencil.c:16-21	95.7%	+1.55%	inter-thread	10.9×
mt.c: 22-22	69.4%	+2.4%	inter-thread	1.44×
treamcluster.cpp:653	14.1%	+15.2%	inter-thread	6.72×
	lulesh.cc: 604-609 matmult3.c: 86-103 needle.cpp:185-187 srad.cpp:136-167 rhs.f:318-328 stencil.c:16-21 mt.c: 22-22	Iulesh.cc: 604-609         3.6%           matmult3.c: 86-103         78.6%           meedle.cpp:185-187         20%           srad.cpp:136-167         80.1%           rhs.f:318-328         8.4%           stencil.c:16-21         95.7%           mt.c: 22-22         69.4%	latencylulesh.cc: 604-6093.6%matmult3.c: 86-10378.6%matmult3.c: 86-10378.6%heedle.cpp:185-18720%srad.cpp:136-16780.1%rhs.f:318-3288.4%stencil.c:16-2195.7%mt.c: 22-2269.4%rhs.f-42.4%	latencylatencylulesh.cc: 604-6093.6%+3.1%inter-threadmatmult3.c: 86-10378.6%+3.2%intra-threadneedle.cpp:185-18720%+2.99%inter-threadsrad.cpp:136-16780.1%+2.47%intra-threadrhs.f:318-3288.4%+10.6%inter-threadstencil.c:16-2195.7%+1.55%inter-threadmt.c: 22-2269.4%+2.4%inter-thread

Benchmarks	bottleneck region	% of total latency	overhead	OPT method	Speedups
lulesh2.0	lulesh.cc: 604-609	3.6%	+3.1%	inter-thread	1.43×
IRSmk	rmatmult3.c: 86-103	78.6%	+3.2%	intra-thread	4.86×
needle	needle.cpp:185-187	20%	+2.99%	inter-thread	2.37×
srad	srad.cpp:136-167	80.1%	+2.47%	intra-thread	1.74×
LU	rhs.f:318-328	8.4%	+10.6%	inter-thread	1.36×
Stencil	stencil.c:16-21	95.7%	+1.55%	inter-thread	10.9×
3D tensor	mt.c: 22-22	69.4%	+2.4%	inter-thread	1.44×
streamcluster2	streamcluster.cpp:653	14.1%	+15.2%	inter-thread	6.72×

Benchmarks	bottleneck region	% of total latency	overhead	OPT method	Speedups
lulesh2.0	lulesh.cc: 604-609	3.6%	+3.1%	inter-thread	1.43×
IRSmk	rmatmult3.c: 86-103	78.6%	+3.2%	intra-thread	4.86×
needle	needle.cpp:185-187	20%	+2.99%	inter-thread	2.37×
srad	srad.cpp:136-167	80.1%	+2.47%	intra-thread	1.74×
LU	rhs.f:318-328	8.4%	+10.6%	inter-thread	1.36×
Stencil	stencil.c:16-21	95.7%	+1.55%	inter-thread	10.9×
3D tensor	mt.c: 22-22	69.4%	+2.4%	inter-thread	1.44×
streamcluster2	streamcluster.cpp:653	14.1%	+15.2%	inter-thread	6.72×

Benchmarks	bottleneck region	% of total latency	overhead	OPT method	Speedups
lulesh2.0	lulesh.cc: 604-609	3.6%	+3.1%	inter-thread	1.43×
IRSmk	rmatmult3.c: 86-103	78.6%	+3.2%	intra-thread	4.86×
needle	needle.cpp:185-187	20%	+2.99%	inter-thread	2.37×
srad	srad.cpp:136-167	80.1%	+2.47%	intra-thread	1.74×
LU	rhs.f:318-328	8.4%	+10.6%	inter-thread	1.36×
Stencil	stencil.c:16-21	95.7%	+1.55%	inter-thread	10.9×
3D tensor	mt.c: 22-22	69.4%	+2.4%	inter-thread	1.44×
streamcluster2	streamcluster.cpp:653	14.1%	+15.2%	inter-thread	6.72×

Related work: MACPO (selective instrumentation): 2x - 5x

### Outline

✓ Lightweight profiling

✓ SMT-aware optimization

• Detection of cache conflicts

Guiding data-structure layout transformation

# Lightweight Detection of Cache Conflicts

#### [CGO - 2018]


Probir Roy, Shuaiwen Leon Song, Sriram Krishnamoorthy, Xu Liu








CHARTERED 1693
















#### Set conflict












































### A practical low overhead solution





# A practical low overhead solution



























# Observation: *temporal pattern* of *conflict*

Set mapping Set mapping after padding [0] [1] [2] [127] [0] Pad ... [1] ... [2] . . . . . . [20,000] . . . Array [20,000][128] Δ ... ... Time Time 0 16 32 48 


#### Observation: temporal pattern of conflict (cont.)




















# Re-conflict Distance (RCD)


 Number of <u>cache misses</u> in other cache sets between two consecutive misses in one particular set



# Re-conflict Distance (RCD)

• Number of *cache misses* in other cache sets between two consecutive misses in one particular set






## RCD and it's contribution

RCD	Count	Is conflict?
Short	Large	Yes
Short	Small	No
Long	~	No

## RCD and it's contribution

RCD	Count	Is conflict?
Short	Large	Yes
Short	Small	No
Long	~	No




## Case Study: PolyBench/C -ADI

CCPROF PREDICTS >>> \*\*\*CONFLICT MISS\*\*\* in LOOP(line: 102). Loop contribution is \*\*\* HIGH \*\*\* 94.26%CCPROF PREDICTS >>> \*\*\*NO CONFLICT MISS\*\*\* in loop(line: 108). Loop's contribution to total L1 miss: 3.13%CCPROF PREDICTS >>> \*\*\*NO CONFLICT MISS\*\*\* in loop(line: 117). Loop's contribution to total L1 miss: 0.86%CCPROF PREDICTS >>> \*\*\*NO CONFLICT MISS\*\*\* in loop(line: 122). Loop's contribution to total L1 miss: 1.74%


## Case Study: PolyBench/C -ADI

CCPROF PREDICTS >>> \*\*\*CONFLICT MISS\*\*\* in LOOP(line: 102). Loop contribution is \*\*\* HIGH \*\*\* 94.26%CCPROF PREDICTS >>> \*\*\*NO CONFLICT MISS\*\*\* in loop(line: 108). Loop's contribution to total L1 miss: 3.13%CCPROF PREDICTS >>> \*\*\*NO CONFLICT MISS\*\*\* in loop(line: 117). Loop's contribution to total L1 miss: 0.86%CCPROF PREDICTS >>> \*\*\*NO CONFLICT MISS\*\*\* in loop(line: 122). Loop's contribution to total L1 miss: 1.74%

# RCD – *before* and *after* optimization



# RCD – *before* and *after* optimization



cache miss Cumulative probability of L1

## Outline

✓ Lightweight profiling

✓ SMT-aware optimization

✓ Detection of cache conflicts

• Guiding data-structure layout transformation


StructSlim: A lightweight profiler to guide structure splitting [CGO – 2016] Probir Roy, Xu Liu


LWPTool: A Lightweight Profiler to Guide Data Layout Optimization [TPDS – 2018] Chao Yu, Probir Roy, Yuebin Bai, Hailong Yang, *Xu Liu*  StructSlim: A lightweight profiler to guide structure splitting [CGO – 2016] Probir Roy, Xu Liu


LWPTool: A Lightweight Profiler to Guide Data Layout Optimization [TPDS – 2018] Chao Yu, Probir Roy, Yuebin Bai, Hailong Yang, *Xu Liu* 


Exploiting Modern Hardware Features via Lightweight Profiling


## Inefficient data-structure











#### How to split structure?


Which data structures are significant?


#### Which fields to keep together?

#### How to split structure?


Which data structures are significant? High usage


Which fields to keep together?








Exploiting Modern Hardware Features via Lightweight Profiling
























Exploiting Modern Hardware Features via Lightweight Profiling























## Case study: SPEC CPU 2000 ART

typedef struct

í

double \*I; double W; double X; double V; double U; double P; double Q; double R;
}f1\_neuron

Loops with line numbers	Latency percentage	Accessed fields
131-138	1.59%	U,P
559-570	8.42%	X,Q
553-554	1.98%	W
545-548	10.83%	U, I
615-616	56.57%	Р
607-608	14.40%	Р
589-592	2.25%	U, P
575-576	3.72%	V
1015-1016	0.24%	I



## Case study: SPEC CPU 2000 ART

typedef struct

Loops

57

1015

double \*I; double W; double X; double V; double U; double P; double Q; double R;
}f1\_neuron


# Benchmarks: speedup, overhead, cache miss

Benchmarks	Speedups	Runtime overhead	L1 miss reduction	L2 miss reduction
179.ART	1.37×	2.05%	46.5%	51.1%
462.Libquantum	1.09×	2.79%	49%	82.6%
TSP	1.09×	2.42%	13.3%	19.9%
Mser	1.03×	2.95%	8.3%	8.4%
CLOMP 1.2	1.25×	16.1%	15.5%	26.4%
Health	1.12×	18.3%	66.7%	90.8%
NN	1.33×	5.21%	87.2%	98.0%
Average	1.18×	7.1%		



#### Related work: Overhead: average 4x

Yan, Jianian, Jiangzhou He, Wenguang Chen, Pen-Chung Yew, and Weimin Zheng. "ASLOP: A field-access affinity-based structure data layout optimizer."



High Covier Color Features via Lightweight Flore Woverhead

## Publications

- [CGO'18] "Lightweight Detection of Cache Conflicts", <u>Probir Roy</u>, Shuaiwen Leon Song, Sriram Krishnamoorthy and Xu Liu, The 2018 International Symposium on Code Generation and Optimization, Feb 24 28th, 2018, Vienna, Austria. Acceptance ratio: 28%.
- **[TACO'18] "NUMA-Caffe: NUMA-Aware Deep Learning Neural Networks",** <u>Probir Roy</u>, Shuaiwen Leon Song, Sriram Krishnamoorthy, Abhinav Vishnu, Dipanjan Sengupta, Xu Liu, ACM Transactions on Architecture and Code Optimization, 2018.
- **[TPDS'18] "LWPTool: A Lightweight Profiler to Guide Data Layout Optimization"**, Chao Yu, <u>Probir</u> <u>Roy</u>, Yuebin Bai, Hailong Yang, Xu Liu, IEEE Transactions on Parallel and Distributed Systems, 2018.
- [HPDC'16] "SMT-Aware Instantaneous Footprint Optimization", *Probir Roy*, Xu Liu and Shuaiwen Leon Song, The 25th ACM International Symposium on High-Performance and Distributed Computing, May 31 Jun 4, 2016, Kyoto, Japan. Acceptance ratio: 15.5% (20/129).
- **[CGO'16] "StructSlim: A Lightweight Profiler to Guide Structure Splitting"**, <u>Probir Roy</u> and Xu Liu, The 2016 International Symposium on Code Generation and Optimization, Mar 12-18, 2016, Barcelona, Spain. Acceptance ratio: 23%.

## Publications

- **[CGO'18] "Lightweight Detection of Cache Conflicts"**, <u>Probir Roy</u>, Shuaiwen Leon Song, Sriram Krishnamoorthy and Xu Liu, The 2018 International Symposium on Code Generation and Optimization, Feb 24 28th, 2018, Vienna, Austria. Acceptance ratio: 28%.
- **[TACO'18] "NUMA-Caffe: NUMA-Aware Deep Learning Neural Networks",** <u>Probir Roy</u>, Shuaiwen Leon Song, Sriram Krishnamoorthy, Abhinav Vishnu, Dipanjan Sengupta, Xu Liu, ACM Transactions on Architecture and Code Optimization, 2018.
- **[TPDS'18] "LWPTool: A Lightweight Profiler to Guide Data Layout Optimization"**, Chao Yu, <u>Probir</u> <u>Roy</u>, Yuebin Bai, Hailong Yang, Xu Liu, IEEE Transactions on Parallel and Distributed Systems, 2018.
- [HPDC'16] "SMT-Aware Instantaneous Footprint Optimization", <u>Probir Roy</u>, Xu Liu and Shuaiwen Leon Song, The 25th ACM International Symposium on High-Performance and Distributed Computing, May 31 Jun 4, 2016, Kyoto, Japan. Acceptance ratio: 15.5% (20/129).
- [CGO'16] "StructSlim: A Lightweight Profiler to Guide Structure Splitting", <u>Probir Roy</u> and Xu Liu, The 2016 International Symposium on Code Generation and Optimization, Mar 12-18, 2016 Barcelona, Spain. Acceptance ratio: 23%.

# Challenges ahead

- Program analysis for declarative programming languages
  - Domain specific languages provide high-level abstraction
    - Machine learning (PyTorch), HPC (HDF5), big-data (SQL)
- Analyzing and optimizing data center and cloud application
  - Resource utilization/scheduling in multi-tenant environment
  - Heterogenous architecture resource management
- Security analysis
  - Program analysis to identify vulnerable source code
- Analysis of emerging hardware
  - GPU, FPGA, Tensor processing units